

# Adjustable Radio Technology Using BPSK Modulation

<sup>1</sup>L.Vamsi Krishna Reddy, <sup>2</sup>T.Ravi Sekhar

<sup>1,2</sup> Department of ECE, SreeVidyanikethan Engineering College, Tirupati-517102.

#### **Article Info**

#### Article history:

Received Oct 17, 2020 Revised Jan 22, 2021 Accepted Febr 01, 2021

## Keywords:

RF Power Gating, MSK, BPSK, Phase detection

# ABSTRACT

This research paper proposes a technique called a radio gating, called an RF gating, which consists of a symbolic change of the active time radio (ATR) on the RF foreground. This technique is particularly suitable for adapting the receiver's energy consumption to performance requirements without changing its architecture. In the specific case of binary turn-key signalling, the effect of this method on the Bit Error Rate (BER) performance is studied (BPSK). In existing it Minimum shift keying signalling will used in RF Power gating technique, it will have, low efficiency, and more bit error rate. In this paper to modified the Minimum shift keying technique to Binary shift keying technique. Finally this work is implemented in VHDL, and synthesized with Xilinx FPGA Vertex-5, and shown the area, power and delay variations.

This is an open access article under the <u>CC BY</u> license.



# **Corresponding Author:**

L.Vamsi Krishna Reddy, Department of ECE, SreeVidyanikethan Engineering College, Tirupati-517102. Email: Vamsireddy2022@gmail.com

# 1. INTRODUCTION

Radio communications is an electronic device receiving radio waves and transforming the information they provide into a usable format. It is also a radio receiver, known as a receiver, wireless or simple radio.

In the existing system RF Power gating will be designed with Minimum shift keying technique, this shift keying will shifted based on frequency, such as binary 0 means frequency is not presented, if binary 1 means the frequency will presented in the signal, this minimum shift keying major disadvantages is will take high bandwidth, and its only operate at low speed. It is not possible to satisfy the bandwidth requirement of higher speed. So, in the proposed thing is modified to BPSK modulation and demodulation with higher speed, and less bandwidth requirement, and to minimize the BER rate, this BPSK modulation will shifter based upon phase, its also possible to multi bit processing with the help of QPSK modulation and demodulation.

# 2. BPSK MODULATION

A range of basic functions for a particular modulation scheme are chosen in digital modulation techniques. The basic functions are normally orthogonal. Basic functions can be derived using the procedure 'Gram Schmidt orthogonalization. When the foundation function is selected, any vector in the signal space

can be represented as a linear combination. Only one sinusoid is taken as a base for function modulation in binary phase shift keying (BPSK) Modulation can be achieved by varying the phase according to the message bits of the base function.



Figure1: BPSK Modulator

The NRZ coding the message bit of a modulator of BPSK (1 is the +ve voltage and 0 is the -ve voltage). The result can then be multiplied by a reference oscillator at carrier frequency (TS).



Figure2: RTL View of BPSK Modulation

#### 3. TRANSMITTER

The architecture is used to generate a BPSK signal modulation for digital data, here digital data are generated by the Digital Frequency Generator Module based on the calculation of frequency correlation and the frequency correlation value will be given to the VCO as determined by the time of the input modulation clock.Transmission system plays a great achievement in signal partition that can be displayed in the content of the modulation schemes in the prescribed flow diagram in the process of the input and the output data .



Figure3: Block Diagram of BPSK Transmission Section

This module will produce the modulation signal based on the digital input data, which is based on the sine wave phase shifting calculation.

# 4. BPSK DEMODULATION

A reference frequency generator (assuming that the PLL/Costas loop is in place) multiplies the signal received in the demodulator.



Figure 4: BPSK Demodulator

The multiplied output is integrated via an integrater over one bit of time. A threshold sensor makes a choice based on a threshold on each integrated bit. Since the signalling format of the NRZ is used in positive and negative directions with equal amplitudes, the 0 threshold is set in this case.



Figure5: RTL View of BPSK Demodulation

## 5. RECEIVER

BPSK demodulation, input from BPSK modulation with a deviation range of 1 MHz + 80K Hz, input modulation signal to phase detection with the sampled frequency of 1 MHz from NCO, the phase detector multiplied modulation and sampled frequency, and generated a high frequency with noise. The block diagram contains BPSK demodulation.



Figure 6: Block Diagram of BPSK Receiver Section.

With the help of the loop filter, the high frequency is filtered out and the frequency correlation output is obtained. The high frequency inputs within the loop filter are sampled and set to a sign bit and get the output for the correlation frequency. The low-pass filter will then be used to reduce sound in the frequency correlation for the hardware part and is not necessary for the simulation. The results will be derived from the frequency correlation of the FSK demodulation.



Figure 7: RTL View of top RFPG

							22,000,000 ps
Name	Value	21,999,995 ps 2	1,999,996 ps	21,999,997 ps	21,999,998 ps	21,999,999 ps	22,000,000 ps
Ling clk	1						
l 🔓 reset	1						
ી 🔓 start	0						
carrier_signal[1	00000000000		00	000000000000011			
🔓 message_enb	0						
message_signa	00000100			00000100			
🖓 message_done	0						
🖓 dec_wr_enb	0						
dec_wr_addr[5:	000101			000101			
dec_wr_data[7:	00000111			00000111			
1 dec_done	1						
ber_error_cnt[7	00000010			00000010			
L ber_error	0						
modulation_sig	0000000000		00	000000000000000000			
dec_wrdata[7:0	00000100			00000100			
Ug dec_wrenb	0						
		X1: 22,000,000 ps					



# 5. CONCLUSION COMPARISON

The Power Consumption of BPSK Modulation is as shown in the below Comparison table.

	FF	LUT	Power(mW)
Proposed BPSK	1,961	1090	44
Modulation			

Table 1. Pow	er Consumption	of BPSK	Modulation
--------------	----------------	---------	------------

#### 6. CONCLUSION

The study presented gives the designers with a modified receiver by means of BPSK demodulation who wish to use this adaptive solution in full RX performance. In this RF Power gating technique, having high Speed data transfer with multi bit differential signal. Power Consumption is good compared to MSK technique which should be used in existing process. Although having both less bandwidth and less bit error rate in the present technique. The compromise between the degradation in BER Performance because the BPSK modulation signal is not observed during the symbol's completed time and the savings in power achieved. The BER results and the energy model are confined to determine the design parameters. The aim of this project is not just to implement a certain concept but to study how it can be implemented.

# REFERENCES

- M.Raveendranad, Mr. D.M.K. Chaitanya M Tech (VLSI, M.E. (Ph.d), M.B.A, Associate Professor &Head, Dept. of ECE Avanthi Institute of Engineering & technology, Hyderabad. "An Architecture Design of Novel Mobile Jammer using FPGA"ISSN-2321 -3361 © 2014 IJESC.
- [2] SeongahJeong, Keonkook Lee, Heon Huh, and Joonhyuk Kang Secure "Transmission in Downlink Cellular Network with a Cooperative Jammer" IEEE wireless communications letters, vol. 2, no. 4, august 2013.
- [3] Juan Pablo Martinez Brito, Sergio Bampi PGMICRO Graduate Program on Microelectronics Federal University of Rio Grande do Sul, UFRGS "Design of a Digital FM Demodulator based on a 2nd<sup>o</sup> Order All-Digital Phase-Locked Loop"
- [4] Bluetooth Specification, Core Package v4.0, Bluetooth-SIG, Kirkland, WA, USA, Jun. 2010.
- [5] N. M. Pletcher, S. Gambini, and J. Rabaey, "A 52 μW wake-up receiver with -72 dBm sensitivity using an uncertain-IF architecture," IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 269–280, Jan. 2009.
- [6] X. Huang, S. Rampu, X. Wang, G. Dolmans, and H. de Groot, "A 2.4 GHz/915 MHz 51 μW wake-up receiver with offset and noise suppression," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC), Feb. 2010, pp. 222–223.
- [7] A. Didioui, "Energy-aware transceiver for energy harvesting wireless sensor networks," Ph.D. dissertation, Dept. Signal Image Process., Univ. Rennes 1, Rennes, France, 2014.

- [8] K. Ghosal, T. Anand, V. Chaturvedi, and B. Amrutur, "A power-scalable RF CMOS receiver for 2.4 GHz wireless sensor network applications," in Proc. 19th IEEE Int. Conf. Electron., Circuits, Syst. (ICECS), Dec. 2012, pp. 161–164.
- [9] A. Didioui, C. Bernier, L. Q. V. Tran, O. Sentieys, and A. Didioui, "EnvAdapt: An energy-aware simulation framework for power-scalable transceivers for wireless sensor networks," in Proc. 20th Eur. Wireless Conf., May 2014, pp. 1–6.
- [10] M. Kubisch, H. Karl, A. Wolisz, L. C. Zhong, and J. Rabaey, "Distributed algorithms for transmission power control in wireless sensor networks," in Proc. IEEE Wireless Commun. Netw. (WCNC), vol. 1. Mar. 2003, pp. 558–563.
- [11] J. Porter et al., "Wireless sensor networks for ecology," BioScience, vol. 55, no. 7, pp. 561–572, 2005.